Introduction
Energy harvesting (EH) sources, including dye-sensitised solar cells (DSSCs), thermoelectric generators (TEGs), microbial fuel cells (MFC's) and piezoelectrics, provide a low-cost, reliable and convenient solution to powering wireless sensors compared to both batteries and mains connections [1] . By utilising EH sources, wireless sensors can become autonomous and may be fitted in a larger range of locations when compared with conventional power sources. However, to date, power levels provided by EH sources have proven insufficient to enable fully autonomous sensor operation; this is explained by the combination of limited power production by EH sources and low power conversion efficiency due to low source voltage or current levels. This paper focuses on improving the energy conversion process for low-voltage EH sources by optimising system operation for the pulsed nature of wireless sensor loads. The best performing stepup converter found for a solar cell powered wireless sensor is a boost converter operating under burst mode, with an efficiency of between 70% to 80%, depending on input lux [2] . Due to the low source power levels, efficiency is found to be limited by baseline losses associated with monitoring and control circuitry. In terms of sensor operation, many low-power wireless sensors operate in a pulsed manner consuming high levels of power (relative to the EH source) for short bursts of time. This means that conversion of the EH source voltage may only be needed during the time intervals when the wireless sensor is operating.
The circuit solution proposed in this work has been developed to exploit the pulsed nature of typical EH loads by reducing the operating on-time of voltage step-up converters and therefore the associated losses. It consists of a bank of energy storage supercapacitors connected directly to the EH source in a switched capacitor configuration. In this way, the circuit provides dual functionality of energy storage and voltage step-up conversion; it can be connected to supply a wireless sensor load directly or it can be fed into another converter stage, e.g. a boost converter, where its higher voltage can result in increased converter efficiency. For the latter, connection to the next conversion stage may be restricted to time intervals when the wireless sensor needs to complete an operation, thereby reducing baseline converter losses.
Switched Capacitor Energy Buffer
As discussed, wireless sensors operate in a pulsed manner to perform periodic sense and data transmission/store actions. For example a sensor might perform an action once every 15 minutes, remaining in low-power, sleep mode between actions. This operating mode is compatible with lowpower EH sources whose energy can be built up to a sufficient level between each sense operation. However, many existing step-up conversion circuits for EH sources operate continuously to deliver energy to the load, with excess energy stored either in a capacitor, battery or a combination of both. These storage devices ensure that the wireless sensor has sufficient energy when the source is not available. However, due to ultra-low source power levels, baseline converter losses are significant and therefore a more optimum system design would allow the converter to deliver power only when required by the wireless sensor, while also delivering excess energy to a long-term storage element only during the sensor operating time. Figure 1 shows the circuitry involved in a 2-stage version of the proposed switched capacitor energy buffer block that supports such operation. The circuit is similar in operation to that of a seriesparallel charge pump, [3] and [4] , but supercapacitors [5] rather than regular capacitors are utilised (for C1, C2) to provide sufficient energy storage capacity, while their robustness under repeated chargedischarge cycling is superior to that of batteries. In comparison with regular charge pumps, the proposed circuit operates at a very low frequency, as seen in Figure 2 , to match the long time periods between wireless sensor operations. Note that the number of switched capacitor stages can be varied depending on output voltage requirements. The circuit operates in two states, charging and discharging, to maintain the EH source at its maximum power point (MPP), as outlined in Table 1 . During the charging stage, supercapacitors C 1 and C 2 are in a parallel configuration and are charged directly from the energy harvesting source. Once 4 are closed, and the supercapacitors discharge to the load in a series connection. In this way, the output voltage is increased, doubled in the case of the circuit in Figure 1 . The supercapacitor voltage is again monitored until the value reaches a predetermined minimum, MPP voltage -10%, V MPP-, when the switches are changed to the charging state and the cycle repeats. This hysteretic control method ensures that the energy harvesting source is kept at its MPP [6] . Figure 2 shows the output voltages of 2-and 4-cap implementations of the switched capacitor block of Figure 1 .
Loss Analysis
Losses for the proposed switched capacitor block comprise of MOSFET conduction for each of the switches, S1-S4:
where I rms is the rms current through each MOSFET over a complete charge-discharge cycle and R DS(on) is their on-resistance. In addition there are MOSFET switching losses:
where F sw , is the switching frequency and t sw,on and t sw,off are the MOSFET turn-on and turn-off times respectively. Note that due to the large capacitance values applied, F sw is very low (approximately 30 mHz in this case), which reduces switching losses significantly compared to the other switched capacitor circuits [7] .
The circuit also encounters significant capacitor related losses. As the circuit utilises supercapacitors, an accurate model is required to understand the losses within the supercapacitor structure. Figure 3 shows an equivalent circuit model of a supercapacitor [8] , which shows that there are losses through multiple branches, each of which contributes losses of:
where x relates to the rms current and resistance of each branch over a complete switched capacitor cycle. Table 2 shows the equivalent circuit values that were obtained by characterising the supercapacitor according to methods described in [9] . Here, R ESR accounts for the usual internal interconnect and dielectric material losses, while R LEAKAGE accounts for dielectric leakage losses. In addition, there is a component of R REDISTRIBUTION which is explained by the double layer structure of supercapacitors. By adding a third branch the long-term characteristics can be modelled more accurately [10] . Following a charging period of the supercapacitor, the voltage on capacitors Cs 1 is charged to the source voltage, V MPP+ in the proposed circuit. However, due to a higher time constant in the redistribution branch, it takes a longer time for the voltage on C REDISTRIBUTION to reach V MPP+ . Therefore, during the discharge cycle, some energy flows from branch 1 (Cs 1 ), to branch 2, (C REDISTRIBUTION ), incurring losses in R ESR and R RESISTRIBUTION . This effect may be minimised by charging the supercapacitor sufficiently to V MPP before connecting it into the circuit, but some losses remain due to the variation in voltage applied to enable hysteretic control. These losses are included in capacitor conduction losses in Figure 4 (b). Similarly equalisation losses, [11] , occur between each of the supercapacitors, C 1 & C 2 , in Figure 1 . This imbalance is caused by the fact that the EH source always remains connected in parallel with the first supercapacitor, C 1 . Figure 4 (a) shows this voltage imbalance between C 1 , red, and C 2 , blue, and the current difference between the supercapacitors during a discharge cycle. It is clear to see that C 2 supplies more current to the load in comparison with C 1 . These losses are detailed as equalisation losses in Figure 4 , where it is clear that both they and capacitor conduction losses are the most significant.
In a bid to reduce equalisation losses, the EH source was disconnected from the circuit during discharging but, mainly due to reduced input power, the efficiency was found to be significantly lower,. Tests were also performed with the EH source connected in series with the switched supercapacitor stages to overcome the imbalance. In this case the DSSC severely limited the output current and therefore had a major impact on the circuit performance and efficiency. Sense resistors are required to measure the current flowing into and out of the switched capacitor circuit. These losses would not feature in a final version of the circuit but for the prototype these losses play a significant part due to the overall low-power being supplied by the source.
Measurements/Results
A prototype of the proposed switched capacitor block has been built and initial testing performed with a DSSC source and a variable load resistance. Figure 5 (a) shows measured output waveforms of a 2-capacitor version, while Figure 5 (b) includes measured efficiency for 1-and 2-capacitor implementations. Figure 5 (b) also shows the predicted efficiency of the switched capacitor stage, of a compatible boost converter stage [2] (during discharging) and the overall combined system efficiency.
The overall trend is a decrease in efficiency of the switched capacitor circuit with an increase in number of capacitors. However due to the sense resistors the efficiency of the 1-capacitor circuit is reduce significantly. There is also a significant difference between the measured and predicted efficiency of the 2-capacitor circuit. This requires a review of the equalisation model as well as examining new methods to increase the accuracy of the efficiency measurements. This is due to the low current values, mA, that are being measured on both the input and output of the switched capacitor circuit. When the switched capacitor circuit is combined with a boost converter to deliver the required 3.3 V output, the overall step-up conversion efficiency is improved versus the standard boost converter. The higher total conversion efficiency is mostly due to the increased boost converter efficiency which is enabled by the switched capacitor buffer stage. At higher number of capacitors the overall step-up conversion efficiency remains at a value around 15 % higher than that of the best existing solution conversion solution.
Conclusions & Future Work
Results for the proposed switched-capacitor buffer block show a very promising increase of up to 10% in efficiency of power delivered from low-voltage low-power EH sources over an existing boost converter. This increases the energy available to wireless sensor loads which can increase their data transfer rate or functionality/accuracy. This increase is due to the switched capacitor circuit enabling operation in a similar pulsed manner as the wireless sensor, thus reducing the continuous conversion losses encountered by many converters. It is also provides a voltage step-up function that increases the boost stage efficiency. Future work will involve determining the optimum number of capacitors and boost converter configuration to give the highest possible overall step-up efficiency.
